A new floating emulator for the flux-controlled memristor is introduced in this paper. The proposed emulator circuit is very simple and consists of only two current feedback operational amplifiers (CFOAs), two analog multipliers, three resistors, and two capacitors. The emulator can be configured as an incremental or decremental type memristor by using an additional switch. The mathematical model of the emulator is derived to characterize its behavior. The hysteresis behavior of the emulator is discussed in detail, showing that the pinched hysteresis loops in V-plane depend not only on the amplitude-to-frequency ratio of the exciting signal but also on the time constant of the emulator circuit itself. Experimental tests are provided to validate the emulator's workability.
Introduction
The memristor, next to the resistor, the capacitor, and the inductor, was postulated as the fourth passive circuit element by Chua in 1971 [1] . It is defined as a two-terminal element that provides the missing constitutive relationship between charge and flux. Ignited by the successful fabrication of a real nanoscale memristor by HP Labs in 2008 [2] , tremendous research has been devoted to explore memristor-based potential applications in such areas as resistive random access memory (RRAM) [3, 4] , analog circuits [5, 6] , digital circuits [7, 8] , chaotic circuits [9, 10] , and neural networks [11, 12] . Although memristor has many potential applications, it is not available as a universal electronic device for ordinary researchers. For this reason, a lot of SPICE models [13] [14] [15] were implemented to serve as a possible alternative to simulate memristor. But they cannot be used to build realworld applications. Recently, Bio Inspired Technologies has launched the world's first commercially available memristor [16] . However, it has a high price and can only be applied under special conditions in order to avoid irreparable damage [17] . Therefore, a replacement that behaves like a real memristor is still urgently needed to allow ordinary researchers to study memristor-based practical applications. Indeed, many memristor emulator circuits have been developed in recent years [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] . For example, using a JFET to implement the required nonlinearity, a memristor emulator constructed with five operational amplifiers, a floating capacitor, a large number of resistors, and an analog multiplier is presented in [19] . In addition to its complexity, the emulator reported in [19] is grounded and therefore is unsuitable for use as a two-terminal device in more complicated circuits. A unified approach for transforming nonlinear resistors into memristors is developed in [20] , but the resultant emulators based on this methodology are limited by grounded operation. Emulator presented in [21, 22] can well imitate the features of TiO 2 memristor. However, the circuits are very complex and are built with an analog multiplier and a number of operational amplifiers (OAs), resistors, and MOS transistors. In order to make circuits in [21, 22] have a capacity of floating operation, further modification was made in [23] by adding a current conveyor. In [24] , SanchezLopez et al. proposed a floating memristor emulator which can operate at a high operating frequency (up to 14 kHz). But the circuit uses a large number of active and passive elements, namely, five CFOAs, one analog multiplier, and a number of passive elements. Two simplified emulators with higher operating frequency were presented in [17, 26] . However, the grounded restriction places a substantial obstacle on their connectivity with other circuit elements. The emulator circuit in [27] uses a light-dependent resistor (LDR) to provide the required nonlinearity. Although the emulator circuit is very simple, it can only work at low frequency and has a narrow variation range of memristance. Pershin and Ventra built a memristor emulator using digital and analog mixed circuits [28] . The resolution of its memristance, however, is limited by the limited performance of the A/D converters. Using diode-resistive networks to implement the required nonlinearity, a binary-level emulator was developed in [29] and a continuous-level emulator implemented by using the nonlinear transfer characteristics of OTA was presented in [30] by Abuelma'atti and Khalifa. However, the grounded restriction is still the main obstacle to its connectivity with other circuit elements. A floating emulator, which is built with four CFOAs and avoids the use of analog multipliers, was developed by the same authors [31] . In order to make it successfully emulate a floating memristor, the emulator circuit must satisfy strict parameter matching conditions. An electronically tunable memristor emulator circuit is presented in [32] and its memristance value can be controlled by changing transconductance parameters of the used OTAs.
In this paper, we propose a floating memristor emulator, which is built with two CFOAs, two analog multipliers, and five passive elements. In fact, multipliers are often used to realize the product of voltage and flux (current and charge) for the design of the flux-controlled (charge-controlled) memristor emulators [21] [22] [23] [24] [25] [26] [27] . Different from the above design methods, however, herein the multipliers are employed to construct a floating voltage-controlled resistor (VCR). The emulator is implemented by using the flux across it as the controlled voltage of the VCR. The proposed emulator not only has a simple topology but also can be configured as an incremental or decremental type memristor. The mathematical model of the emulator is derived in detail. Its hysteresis behavior is further discussed, showing that the pinched hysteresis loops in V-plane depend not only on the amplitude-to-frequency ratio of the exciting signal but also on the time constant of the emulator circuit itself. Furthermore, PSpice simulations and experimental tests are included to demonstrate the properties of the emulator. The organization of the paper is as follows: in Section 2, we introduce our emulator circuit and derive its mathematical model, hysteresis behavior analysis is performed in Section 3, and PSpice simulations and experimental results are given in Sections 4 and 5, respectively. We conclude the paper in the last section.
Proposed Floating Emulator Circuit
The memristor completes the missing link between charge and flux . When its constitutive relation is expressed as a single-valued function = ( ), the memristor is flux-controlled and can be characterized by its memductance ( ), which describes the ratio of change of the charge with respect to the flux across the device:
The corresponding -V relationship of the memristor in this case is expressed as
The proposed floating flux-controlled memristor emulator circuit is shown in Figure 1 . It is composed of two AD844 type CFOAs, two AD633 type analog multipliers, three resistors, and two capacitors. Here, 1 and 2 are parasitic resistors at -terminal of AD844 (1) 
where , , and are the port transfer ratios. From Figure 1 , the current through the resistor 1 can be expressed as
The current will be transferred to -terminal of AD844 (1) and it will be integrated by the capacitors 1 and 1 to produce a output voltage at -terminal of AD844 (1) given by
The influence of the parasitic resistor 1 on the emulator circuit is negligible due to its high resistance value which is approximately 3 MΩ. Substituting (4) into (5), one can obtain the output voltage V 1out given by
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Figure 1: The proposed floating memristor emulator circuit.
Considering the fact that 1 ≈ 2 , (6) can be rewritten as
where corresponds to the flux across the emulator and it is defined as = ∫ 0 (V − V ) . Here, we consider that the initial condition of the integrator is zero. Similarly, one can obtain the output voltage V 2out :
Analog multipliers AD633(1) and AD633(2) and the resistors 1 and 2 construct a floating voltage-controlled resistor (VCR) and V is the controlled voltage. Referring to the inputto-output characteristic of AD633, the output voltages V 1 and V 2 can be given as
Thus, the currents 2 and 3 can be expressed as
It is can be inferred from (10) that 3 = − 2 holds if 2 = 3 = is satisfied. Thus, the equivalent conductance of the VCR can be described as
where = 1/ . From Figure 1 , when the switch is switched to node , that is, V = V 1out , the emulator realizes an incremental type memristor and the corresponding memductance can be expressed as
When the switch is switched to node , that is, V = V 2out , the emulator is equivalent to a decremental type memristor whose memductance is decided by
Thus the emulator has the same advantage as the emulators in [17, 23] ; that is, the incremental or decremental type memristor can be interchanged by using an additional switch . Due to 1 ≈ 2 , 1 ≈ 2 , 1 ≈ 2 , and 1 ≈ 2 and assuming that 1 = 2 , (12) and (13) can be described as the following unified expression: 
It can be seen from (14) that the two different type memductances are linearly dependent on the flux ( ); thus the emulator is flux-controlled, and it can be controlled by a voltage imposed on the input terminals.
Hysteresis Behavior Analysis
In order to study the hysteresis behavior of the proposed emulator, assuming that a sinusoidal voltage V = sin 2 is applied on terminals and , the flux across the device is = ( /2 ) cos(2 − ). Note that the initial condition of the integrator, for the sake of simplicity, is considered as zero. As a consequence, the memductance ( ) can be calculated as
It is seen from (15) that the memductance is composed of a linear time-invariant conductance and a linear time-varying conductance. The pinched hysteresis behavior of the emulator is dependent on the relationship between the time-varying and time-invariant parts of the memductance [21] . The relationship between the two parts can be described by the ratio of their amplitudes, given as
where = 20 ( 1 + 1 + 2 )( 1 + 1 )/ 1 1 1 is the time constant of the emulator itself; / = / is the amplitudeto-frequency ratio of the stimulating signal. From (16), one can deduce that the pinched hysteresis behavior depends not only on the amplitude-to-frequency ratio of the stimulating signal but also on the time constant of the emulator circuit itself. There are three cases between and the pinched hysteresis loop of the proposed memristor:
(1) → 0 when / ≪ . The memductance is dominated by a linear time-invariant conductance and the pinched hysteresis loop shrinks into a straight line.
(2) → 1 when / → . The corresponding memductance variation range is (0, 2 ) from (15) and the maximum pinched hysteresis loop can be achieved.
(3) > 1 when / > . The memductance has zero or negative conductance value and the hysteresis loop is lost.
As a consequence, in order to hold the pinched hysteresisloop, the numerical value of must lie on the interval 
For simplicity, we assume that = 0.5 , = 1, 1 = 2 = 50 Ω, and 1 = 1 = 1 = 0.98; the circuit parameters of the chosen elements in Figure 1 for different operating frequency are given in Table 1 . It is worth noting that the parasitic capacitors 1 and 2 are negligible, since their values are far less than those of the capacitors 1 and 2 .
PSpice Simulations
In order to verify the workability of the proposed emulator, using the circuit parameters given in Table 1 In order to observe the impact of circuit parameter variations on the pinched hysteresis loop, Monte Carlo analysis was performed for all passive elements with the above circuit parameters, where 5% Gaussian deviations were used. As a consequence, Figures 4(a) and 4(b) illustrate the simulation results for the incremental and the decremental types, respectively. As seen from Monte Carlo analysis results, the proposed emulator circuit has reasonable sensitivity performances. 
Experimental Tests
The emulator circuit was also implemented with off-theshelf electronic devices on a prototype PCB for experimental validation and observation of the hysteresis behavior. Circuit parameters for different operating frequency ranges used in experimental tests are presented in Table 1 . Since the voltage V 2 is proportional to the current with coefficient 2 from Figure 1 , V 2 is used to indirectly represent the current in the process of experimental tests. In order to obtain the voltage V 2 , an additional differential amplifier circuit built with operational amplifiers is also included in the experimental testing platform, as shown in Figure 5 .
When a sinusoidal voltage signal with = 10 Hz and = 0.5 is applied to the emulator circuit, the transient waveforms of V ( ) and ( ) are shown in Figure 6 (a). The hysteresis loop is pinched at the origin in V-plane as shown in Figure 6 to 100 Hz the hysteresis loop shrinks into a straight line. On the contrary, when the stimulus frequency is decreased to 7 Hz, which results in > 1 from (16), the hysteresis loop shown in Figure 6 (e) is not complete and it is in a state of imminent disappearance. Figures 6(b)-6 (e) demonstrate the unique property of memristors, namely, the frequencydependence of hysteresis loop.
Furthermore, in order to maintain the hysteresis loop at high frequency, we scale down the capacitors 1 and 2 to 10 nF. Figures 7(a) and 7(b) show the experimental results for = 100 Hz and = 500 Hz, respectively. When stimulus frequency is increased to 1 kHz, the memductance ( ) is mainly dominated by the linear time-invariant conductance and the corresponding hysteresis loop approximates a straight line as shown in Figure 7(c) .
Similarly, when the capacitors 1 and 2 are scaled down to 1 nF, the pinched hysteresis loops operating at = 1 kHz, = 5 kHz, and = 10 kHz are given in Figures 8(a), 8(b) , and 8(c), respectively. When the capacitors 1 and 2 are further scaled down to 100 pF, the emulator circuit can still perform hysteresis behavior at = 10kHz as shown in Figure 9 (a). Unfortunately, when the stimulus frequency is increased to 35 kHz, the hysteresis loop does not pinch at the origin and thus performs an asymmetrical behavior as shown in Figure 9 (b). This deformation will become more and more serious with the increase of the stimulus frequency. Figure 9 (c) illustrates the hysteresis loop operating at 50 kHz. As can be observed, not only is the pinched hysteresis loop more deviated from the origin, but also the areas enclosed in the first and third quadrants are not equal. The same experimental tests were conducted on the decremental type emulator. The pinched hysteresis loops can also be obtained by updating the capacitors 1 and 2 for different operating frequency ranges. For example, Figures 10(a), 10(b) , and 10(c) illustrate the hysteresis loops operating at 1 kHz, 5 kHz, and 10 kHz, respectively. When the capacitors 1 and 2 are scaled down to 100 pF, the hysteresis loops operating at 10 kHz, 35 kHz, and 50 kHz are depicted in Figures 11(a), 11(b) , and 11(c). It is evident from Figure 11 (b) that the decremental emulator exhibits a deformed hysteresis loop just as the incremental emulator performs when the stimulus frequency is increased to the top limit of 35 kHz. This deformation is due mainly to the integrator circuit nonidealities, which is built with 1 , 2 , 1 , and AD844(1) and AD844(2) along with the parasitic elements at their -terminals. The effect of the parasitic elements is negligible when the operating frequency is low. But when the operating frequency is increased monotonically, the parasitic elements manifest themselves as a high offset voltage imposed on the output of the integrator circuit. Due to this, the hysteresis loop does not pinch at the origin, and the areas enclosed in the first and third quadrants are not equal. In order to avoid the deformation of the hysteresis loop, both the incremental type and the decremental type memristors can only be used from 10 Hz to 35 kHz.
To further verify the effectiveness of the emulator, a pulse train (0.5 V, 10 ms duration, 30 ms period) is applied successively to the input of emulator circuit; the current is experimentally measured by using the circuit parameters given in Table 1 
Conclusions
In this paper, a floating emulator circuit for the flux-controlled memristor has been presented. The proposed simulator is very simple and contains only two CFOAs, two the emulator circuit can easily be implemented with the commercially available electronic devices, it can be used for memristor-based circuit designs and applications.
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